Abstract-This paper describes the design of a precision bipolar junction transistor based temperature sensor implemented in standard 0.7-µm CMOS technology. It employs substrate p-n-ps as sensing elements, which makes it insensitive to the effects of mechanical (packaging) stress and facilitates the use of low-cost packaging technologies. The sensor outputs a duty-cycle-modulated signal, which can easily be interfaced to the digital world and, after low-pass filtering, to the analog world. In order to eliminate the errors caused by the component mismatch, chopping and dynamic element matching (DEM) techniques have been applied. The required component shuffling was done concurrently rather than sequentially, resulting in a fast DEM scheme that saves energy without degrading accuracy. After a singletemperature trim, the sensor's inaccuracy is ±0.1°C (−20 to 60°C) and ±0.3°C (−45 to 130°C), respectively. Measurements of sensors in different packages show that the package-induced shift is less than 0.1°C. Measurements of eight sensors over 367 days show that their output drift is less than 6 mK. While dissipating only 200 µW, the sensor achieves a resolution of 3 mK (rms) in a 1.8-ms measurement time, and a state-of-the-art resolution figure of merit of 3.2 pJK 2 . This combination of high accuracy, high resolution, high speed, and low-energy consumption makes this sensor suited for commercial and industrial applications.
generated a duty-cycle-modulated output signal [1] and which was implemented in BICMOS technology. Nowadays, a wide range of smart temperature sensors are available in low-cost CMOS technology [2] [3] . However, it still makes sense to design sensors with duty-cycle-modulated outputs, because such signals have a number of useful and important features: 1) Usability in both analog and digital systems: Compared to the more widely used sigma-delta modulators, an attractive feature of duty-cycle modulators is that they can be easily and robustly connected to digital systems, such as microcontrollers, as well as to analog systems, such as thermostats (see [6, Ch. 10] ). 2) Low-energy consumption: Often, the interface circuitry of a smart temperature sensor consumes more energy than the actual sensor itself. It then makes sense to perform the required signal processing in an external microcontroller as much as possible, so that the sensor's energy consumption (and self-heating) is minimized. Recently, a CMOS smart temperature sensor with a dutycycle-modulated output signal has been presented [10] . In this paper, more details are disclosed together with the results of extensive measurements, which were done to characterize the new sensor for industrial applications. Compared to an earlier design with a duty-cycle-modulated output [1] , the main performance objectives of the new design are as follows: 1) better accuracy and lower sensitivity to packaging shift; 2) higher resolution at even higher acquisition rates; 3) lower energy consumption per measurement; 4) better long-term stability. Early temperature sensors with duty-cycle-modulated outputs [1] , [11] , achieved a good accuracy by exploiting the benefits of bipolar or BiCMOS technology, e.g., good component matching and the availability of high-performance bipolar junction transistors (BJTs). Compared to CMOS technology, however, these benefits came at the expense of higher manufacturing cost. Although the analog performance of CMOS technology is arguably poorer, later work has demonstrated that it can also be used to realize accurate temperature sensors [12] [13] [14] [15] [16] . These sensors employ dynamic error-correction techniques, such as chopping, correlated-double sampling, and dynamic element matching (DEM), to mitigate the effects of component mismatch, and employ compensation schemes to reduce the effects of the low current gain of the available substrate p-n-ps [12] , [16] . Straightforward implementation of such techniques would require complex circuitry and, thus, too much chip area. Furthermore, the required signal processing would then require hundreds of periods of the output signal, leading to a low data rate and high-energy consumption. In this paper, it will be shown how the required signal processing can be sped up, so that the data rate and energy consumption can be minimized without losing performance.
In CMOS technology, the temperature-sensing elements can be BJTs [12] [13] [14] [15] [16] , MOSFETs [17] , [18] , or resistors [19] [20] [21] [22] . The best accuracy has been achieved with BJTs after a one-point trim [12] [13] [14] [15] [16] . On the other hand, sensors based on MOSFETs or resistors can operate from low supply voltages, even below 1 V, but achieve lower accuracy, and sometimes even require multi-point trimming [21] , [22] , thus significantly increasing calibration costs. Furthermore, the substrate p-n-ps available in CMOS technology turn out to be quite insensitive to the mechanical stress induced by low-cost plastic packaging [23] [24] [25] . Consequently, excellent long-term stability and robustness to extreme thermal cycling can be achieved.
The sensor employs a continuous-time duty-cycle modulator whose system-level design is described in Section II. This is followed, in Section III, by a description of a self-clocked chopping and DEM scheme that averages component mismatch over several periods of the modulator's output. Straightforward application of this scheme would require 256 periods. However, it will be shown how this can be reduced to just eight without significant loss of accuracy. Details about the circuit implementation and signal processing are presented in Section IV and V, respectively. Measurement results are described in Section VI.
II. BASIC DESIGN
For reasons of simplicity, small chip size, low-energy consumption, and compatibility, the basic operation of the CMOS temperature sensor (see Fig. 1 ) is chosen to be the same as that of previous designs [1] , [11] . Under the control of a Schmitt trigger (ST), a capacitor C is periodically charged by a current I 1 up to a threshold voltage V 2 and then discharged by a current I 2 down to a threshold voltage V 1 [see Fig. 1(a) ]. As can be deduced from the timing diagram shown in Fig. 1(b) , the duty cycle D of the resulting output signal equals It should be noted that the value of D is independent of the exact value of the ST's threshold voltages V 1 and V 2 and of the capacitance C. The two currents I 1 and I 2 are designed to be temperature dependent: In its simplest implementation, I 1 is linearly proportional to absolute temperature (PTAT), while I 2 is complementary-to-absolute temperature (CTAT) [see Fig. 1(c) ]. Furthermore, if the sum I ref = I 1 + I 2 is designed to be temperature independent [as indicated in Fig. 1(c) ], then D will be a linear function of the temperature.
In a CMOS process, the CTAT current I 2 can be derived from the base-emitter voltage V BE of a substrate p-n-p, while I 1 can be derived from the difference ΔV BE between the base-emitter voltages of two appropriately biased p-n-ps. However, as shown in Fig. 1(c) , the resulting duty cycle D will then vary by only about 30% over the desired temperature range −45 to 130°C.
To increase the dynamic range of D, the currents I 1 and I 2 can be implemented as the combination of a PTAT current I PTAT and a CTAT current I CTAT [11] , such that
As in [11] , the sum I ref of the charging and discharging currents, i.e., 2I PTAT + 0.5I CTAT , was designed to have a slightly positive temperature coefficient, which effectively compensates the curvature in V BE . As shown in Fig. 2 , this scheme ensures that D now varies from about 10% to 90% over the desired temperature range -45 to 130°C. Fig. 3 shows a simplified block diagram of the actual CMOS sensor. Substrate bipolar p-n-p transistors Q 1 and Q 2 are biased at a 1:9 current-density ratio, and an op-amp (OP 1 ) forces the resulting voltage ΔV BE = (kT /q)ln(9) across a resistor R PTAT to generate a PTAT current I PTAT = ΔV BE /R PTAT (∼1 μA at room temperature). Similarly, OP 2 and resistor R BE convert the base-emitter voltage V BE3 of Q 3 into a CTAT current I CTAT = V BE3 /R BE (when both switches S BE1 and S BE2 are ON). Next, these currents are linearly combined such that the capacitor C is charged by a current I 1 = 3I PTAT − 0.5I CTAT (S 1 is ON, one of the S BE1 and S BE2 is ON) and is discharged by a current I 2 = I CTAT −I PTAT (S 1 is OFF, both S BE1 and S BE2 are ON).
By properly choosing the values of R PTAT and R BE , as well as the nominal value of V BE3 , a linear duty cycle versus temperature characteristic can be realized
where ϑ is the temperature in degree Celsius. For compatibility with the previous design [1] , the sensor was designed such that a 0 = 0.32 and a 1 = 0.0047 (
In BICMOS technology, a straightforward implementation of the Fig. 3 circuit resulted in good accuracy. This was because the current mirrors and other precision circuits could be implemented with well-matched bipolar transistors, while MOSFETs were only used as switches and digital logic. In CMOS technology, however, a straightforward implantation would result in very poor accuracy, because of the much large mismatch of MOSFETs. Fortunately, by applying chopping and DEM, this problem can be solved and, as will be shown in the next sections, the resulting accuracy exceeds that of the previous designs in bipolar or BICMOS technology.
III. DESIGN FOR ACCURACY
In the circuit shown in Fig. 3 , the main sources of systematic error are as follows: 1) component mismatch, which induces output spread; 2) process spread in the base-emitter voltage V BE3 ; 3) limited current gain β of the substrate p-n-ps; 4) nonlinearity of V BE versus temperature.
In this section, we will discuss ways to reduce the effects of these error sources one by one. The effects of the noise will be discussed in Section VI together with the experimental results.
A. Component Mismatches
When designing precision sensors in CMOS technology, component mismatch is the main nonideality to be taken into account. In our design, this will, for instance, give rise to errors in the gain of the various current mirrors, thus causing the ratios between the various charging and discharging currents to spread. Moreover, mismatch will cause offset voltages in the op-amps OP 1 and OP 2 . These offset voltages are connected in series with our basic signals ΔV BE and V BE , and, thus, directly reduce sensor accuracy. In order to prevent this, the effects of op-amp offset and 1/f noise are mitigated by the use of chopping. In addition, errors in current-mirror gain, as well as in the ratio of resistances and in the emitter areas of the substrate p-n-ps are mitigated by applying DEM. Since some ill-defined voltages will be dropped across the DEM switches in block S B2 (see Fig. 4 ), which are used to interchange Q 1 and Q 2 , Kelvin connections are used to accurately sense ΔV BE [14] , [26] . The DEM and chopping-state machines are self-clocked (by the output of the ST), and so no external clock is required. The ratio R BE /R PTAT is made accurate by using large devices and careful layout.
As shown in Fig. 4 , seven identical PTAT current sources are used to bias Q 1 and Q 2 , as well as to charge and discharge the capacitor C. Therefore, a DEM cycle with at least seven states is required. Furthermore, four identical p-n-p transistors Q 1 and Q 2 were used to realize an emitter ratio of 3. A complete DEM cycle of these transistors, thus, requires four steps. Finally, the op-amps need to be chopped and the nominally identical R BE resistors need to be swapped. To satisfy all these requirements, an extra dummy current source was added to the circuit (not shown in Fig. 4) , and a DEM cycle with eight states was chosen. During each DEM cycle, the following actions take place:
1) The current sources are rotated once.
2) The four BJTs are rotated twice.
3) The R BE resistors are swapped four times.
4) The op-amps are chopped four times. Rotating all four groups of components one by one, so that each possible permutation would occur, would require 256 periods. This would be quite time and energy consuming, and the temperature of interest could vary quite significantly during such a long procedure. As one of the main innovations presented in this paper, all four groups of components are rotated concurrently, which significantly reduces the required number of DEM states. This means that not all possible permutations of component configurations are implemented. However, detailed analysis shows that rotating all four groups of components simultaneously is enough to cancel all first-order mismatch errors, leaving only the much smaller second-order errors.
B. Process Spread in V BE3
The second most important error source is the effect of process spread on the base-emitter voltage V BE3 [11] of Q 3 . In the selected CMOS technology, the maximum deviation in this voltage amounts to about ±15 mV, resulting in an unacceptable temperature error of about ±4 K. This deviation can be corrected by trimming both the bias current and the emitter area of Q 3 . When resistor spread is also taken into account, the required peak-to-peak trimming range is about 10 K. To correct for this, a trimming scheme with a worst case (largest) trimming step of about 50 mK (see Section IV) has been implemented.
C. Limited Current Gain
Another source of error and spread is the finite current gain β of the substrate p-n-ps (about 25 at room temperature). To reduce this error, an extra current source (see Fig. 4 ), which is not included in the DEM scheme, and a substrate p-n-p (Q 4 ) are used to implement a simple beta-compensation scheme.
D. Nonlinearity of V BE
In order to partially compensate for the nonlinearity of V BE versus temperature, the current sum (I 1 + I 2 ) has been designed to be slightly proportional to temperature [11] , [26] .
IV. CIRCUIT DESIGN
In this section, key aspects of the circuit-level implementation of the CMOS temperature sensor are presented.
A. Current Mirrors and Current Sources
To generate the PTAT currents (see Fig. 4 ), a wide-swing cascoded current mirror [27] has been used. Its large output impedance ensures that I PTAT remains constant during the charging and discharging of the modulator's timing capacitor C. This ensures that the sensor has a low supply-voltage sensitivity.
B. Op-Amps
The finite gain of the amplifiers OP 1 and OP 2 causes errors in I PTAT and I CTAT , respectively. In order to keep the resulting temperature-sensor errors below, for instance, 50 mK, the gains of OP 1 and OP 2 must be larger than 90 and 70 dB, respectively. Moreover, the amplifiers must be able to handle input voltages (V BE ) down to about 0.3 V at 130°C. Both requirements are met by implementing OP 1 and OP 2 as folded-cascode amplifiers with PMOS input pairs [28] .
C. Schmitt Trigger
The ST is based on the use of two inverters in series, with a positive feedback path that controls the threshold voltages of the first inverter [29] . In order to make the swing range as large as possible, the threshold voltages V 1 and V 2 [see Fig. 1(b) ] are chosen as close as possible to the corresponding rail voltages, which are
where V TH N and V TH P are the threshold voltages of the input invertor of an NMOS transistor and a PMOS transistor, respectively. The large voltage swing range (about V CC − 2 V) at the input of the ST ensures that its input-referred noise has negligible impact on the duty cycle. By using a large capacitor (C ∼ 150 pF), the modulator's oscillation frequency is designed to be low enough (less than 7 kHz) to ensure that the error caused by the ST's own switching time (a few nanoseconds) is less than 10 mK.
D. Calibration
An 8-bit trimming network, consisting of a switchable array of p-n-ps, was used to adjust the base-emitter voltage of Q 3 (in Fig. 4 ) and to compensate for process spread. The baseemitter voltage can be trimmed, starting from its minimum value, with increments in the range of 0-40 mV, with a worst case (largest) step size of about 50 mK. After calibration, the trim code is stored by zapping Zener diodes that form a reliable and low-cost on-chip memory.
V. SIGNAL AVERAGING
Due to the application of DEM and chopping in the circuit, the presence of component mismatch means that the duty cycle of the sensor's output will vary from period to period. However, the output signal repeats every eight periods, which is the period of a full DEM cycle. In order to achieve an accurate temperature measurement, the sensor's output must be properly processed, as will be discussed in this section. Fig. 5 shows the output signal of the temperature sensor over a full DEM cycle. A microcontroller can measure the time intervals t L1 , t H1 ; t L2 , t H2 , etc., relative to its own clock frequency. As discussed in Section III-A, systematic errors due to component mismatch and offset are compensated by averaging them over eight successive periods of the duty-cycle modulator. This signal-processing step is performed by the user, who must, therefore, be aware that the use of incomplete DEM cycles will result in a significant loss of accuracy. However, there are various ways in which the sensor's output can be averaged, as will be discussed below.
A. First Type of Averaging
A first type of averaging involves computing the duty cycle of each period and then averaging the results. This yields the average value D avg1 as
where i is the order of the period in one DEM cycle (see Fig. 5 ). 
B. Second Type of Averaging
A simpler method is to first sum the "High" and "Low" time intervals and then compute the average D avg2 with a single division as follows:
This second type of averaging is equivalent to using an analog low-pass filter to convert the sensor's duty-cycle-modulated output into a dc voltage, which can then be read out by, for instance, a multimeter. It can also be used in very simple analog temperature-control systems (see [6, Ch. 7] ). However, this type of averaging does not completely cancel the mismatchinduced errors, because in the calculation of (6), each period has a different weight. The longer periods will have larger weights than the shorter ones and, thus, will contribute more error to the final "averaged" result. Fig. 6 shows the simulated residual temperature errors caused by 1-mV offset in OP 1 (see Fig.  4 ) for the two averages D avg1 and D avg2 , respectively. Here, both residual errors have been normalized to 0 at 27°C. Note that the average D avg2 results in much more error, especially at low temperatures. However, for the limited range of −10 to +110°C, the error is still less than 0.1°C, which is acceptable in many applications.
C. Third Method of Averaging
Better temperature-sensing resolution can be obtained by averaging the sensor's output over more than one DEM cycle, because this will reduce the noise bandwidth (see Section VI). If this is desired, a third type of averaging can be used to reduce the number of divisions required, while still obtaining high accuracy. This involves calculating the duty cycle D avg3 as follows: 1) Suppose that the numbers N L1 , N H1 , N L2 , N H2 , . . . , N L8 , N H8 represent the 16 time intervals t L1 , t H1 , . . . , t L8 , t H8 of the sensor's output over one DEM cycle. 2) For the first eight periods, the values of N L1 to N H8 are stored in separate registers. 3) For the ninth period (= the first period of the second DEM cycle), the number N L9 is added to N L1 , while the number N H9 is added to N H1 . In a similar manner, this is done for the other 14 time intervals of the second DEM cycle. 4) Step 3 is repeated for all other DEM cycles. 
Note that for M DEM cycles, only eight divisions are required. So, as compared to using D avg1 , this approach reduces the calculation time by roughly a factor M, while its accuracy is as good as when using D avg1 .
VI. FABRICATION AND TEST RESULTS
The temperature sensor is fabricated in standard 0.7-μm CMOS technology of ON Semiconductor. The die size is 1.7 mm × 1.3 mm (see Fig. 7 ). In total, the chip has 13 pads. Nine of them are used to store the trimming code determined by wafer-level calibration at room temperature. The other four pads are available to the user and are V CC , GND, OUT, and PD (an optional pad for POWER DOWN). The sensors have been packaged in TO18, TO92, TO220, SOT223, and SOIC-8.
The sensor has been trimmed at wafer level to counteract the effects of process spread. This is significantly less expensive than trimming individually packaged devices, but relies on the sensor being insensitive to packaging shift. Without trimming the sensor exhibits about ±5 K error, which is not acceptable.
A. Test Setup
To characterize the duty cycle versus temperature accurately, the sensor's output is compared with that of a reference sensor. In our case, a Pt100 platinum resistor, with an inaccuracy of less than ±20 mK over the full temperature range of −45 to 130°C, was used as the reference sensor. To ensure that the sensor temperatures were as close as possible to that of the reference sensor, a special setup was built, as shown in Fig. 8 for TO18 and TO92 packaged samples. An ARM processor (STM32F103CBT6) with a 72-MHz counter was used to digitize the time intervals of the sensor output and to calculate the average duty cycle.
B. DEM and Averaging
The sensor's output is a rail-to-rail square-wave voltage. The frequency varies from about 500 Hz to 7 kHz, depending on the . Same data as depicted in Fig. 10(a) , but when using a third-order correction of the results, according to (8) .
supply voltage and temperature, although the exact variation is subject to process spread. Only the duty cycle contains accurate temperature information.
As explained in Section III, DEM and chopping have been applied to achieve an accurate result. To benefit from this, the sensor's duty cycle should be averaged over eight successive periods in one of the ways described in Section V. Finally, the temperature is calculated using (3).
To show the importance of averaging over complete groups of eight periods, Fig. 9 shows a typical real-time measurement result for each period (dashed line) without any averaging, and the moving average, using (5) over eight periods (solid line). Note that with the dashed line, the results repeat every eight readings, corresponding to the eight states of one DEM cycle, where errors induced by component mismatch are still present. The temperature error of each single period varies from −2.9 to 3.2 K, and these values vary from sample to sample, depending on the specific mismatch. In contrast, averaging over eight periods reduces mismatch-induced errors significantly to −0.018 K.
It can be shown that the measurement can be started at an arbitrary transient (upgoing or downgoing) in a DEM cycle. So, no synchronization is required because any series of eight periods will cover a full DEM cycle. The measurement results discussed in the following section are all based on using the average over eight periods or integer numbers of eight periods.
C. Accuracy Versus Temperature
To characterize device spread, 70 calibrated samples in (metal) TO-18 packages were tested over the temperature range from −45 to 130°C. As an example, Fig. 10(a) shows the measured temperature errors of 70 samples from two batches after computing the average duty cycle according to (5) or (7) (D avg1 or D avg3 ). This figure shows clearly the remaining systematic nonlinearity, which is mainly due to incomplete curvature correction and to the exponential increase of leakage currents at high temperatures. Fig. 10(b) shows the measured total error for the case when, with the same measurement data, the average duty cycle is calculated with the simpler (6) (D avg2 ). In agreement with Fig. 6 , there is significantly more error at low temperatures. However, for the temperature range from 0 to 90°C, this error is still less than 0.2°C. Note that this error is larger than the simulated error shown in Fig. 6 and varies from sample to sample, depending on the specific amounts and combinations of offset and component mismatch that are present.
The measurement results depicted in Fig. 10(a) show that the spread between the samples is very small. Therefore, the systematic nonlinearity can further be reduced by fitting the sensor's residual nonlinearity with a higher order polynomial. After a least squares fit on the measurement results shown in Fig. 10(a) , the relationship, between the average duty cycle D and temperature ϑ, is found to satisfy the following third-order polynomial:
where a 0 = 0.32; a 1 = 4.68 × 10 3 and ϑ = temperature in°C. Fig. 11 shows that the residual inaccuracy after computing D avg1 and applying (8) is less than ±0.2°C from −45 to 130°C. 
D. Noise
At a stable temperature of about 25°C, the sensor's noise was measured by logging the results of 360 000 measurements, where each measurement is based on averaging over eight periods. A microcontroller with a 72-MHz sampling frequency was used to digitize the time intervals. As shown in Fig. 12 , for the minimum measurement time t m of 1.8 ms (eight periods), the resolution is about 3 mK (rms). The sensor's energy efficiency can be benchmarked with the help of the resolution figure of merit (FoM) F, which is defined as follows [30] :
where E is the energy consumed during one complete measurement (one DEM cycle) and s is the sensor's resolution (standard deviation). For a supply voltage of 3.3 V, a supply current of 60 μA, and a measurement time t m of 1.8 ms (eight periods), the energy E for one measurement is only 356 nJ. The sensor's resolution FoM is 3.2 pJK 2 , which is much smaller than that of other products in the market (see Table II ). Even including recent research results, this FoM represents the state-of-the-art for BJT-based temperature sensors [10] , [30] .
In sensor systems, where a slower microprocessor is used to digitize the time intervals, the quantization noise due to the limited sampling speed should also be taken into account (see [30] ). Fig. 13 shows the change of the sensor's error versus the dc supply voltage for three temperatures, referred to the errors at V CC = 5 V. Over the whole temperature range, the output varies by less than 0.1°C over the supply-voltage range from 2.5 to 5.5 V.
E. DC Supply-Voltage Sensitivity

F. Packaging and Packaging Shift
To meet different market requirements, the new temperature sensor has been packaged in various types of packages (see Fig. 7 ). Due to differences in the thermal expansion coefficients of the various materials involved (silicon die, die attachment, and metal substrate), some mechanical stress remains after the high-temperature packaging process. Plastic packages induce much more mechanical stress than metalcan packages (i.e., TO-18) because they use an epoxy resin that completely covers the chip [24] , [25] . Due to the piezojunction effect, this packaging-induced stress will change the base-emitter voltage V BE3 (see Fig. 4 ) and, thus, induce extra error in the sensor's output. As shown in [23] and [25] , vertical p-n-ps are much less stress sensitive than vertical n-pns. So, the sensor presented here should exhibit less packaging shift and better stability than the one described in [11] . Packaging shift, as due to mechanical stress, has been investigated for the five different packages. The average values of this shift at room temperature for TO-18, TO-92, and TO-220 are listed in Table I , together with values for a previous BiCMOS design in TO-18 and TO-92 packages [1] .
Test results for other plastic packages (SOT223 and SOIC) are similar to those for TO92 and TO220 in Table I . These results show that the room-temperature error induced by the metalcan package (TO-18) is almost negligible. The plastic packages induce a positive shift, which is much smaller than that of a previous product [1] . These results demonstrate the remarkable improvement that can be achieved when vertical p-n-ps rather than n-p-ns are used as sensing elements.
G. Stability
Long-term stability tests have been performed by a certified qualification company (Tempcontrol I.E.P. B.V.). Eight sensors (never powered-on after wafer calibration) were inserted in a metal tube, filled with thermal conductive compound. This tube was put in a water bath whose temperature was regulated at 22°C with an inaccuracy <0.5 mK. Over 367 days, as shown in Fig. 14 , the sensor's output drift was found to be less than ±6 mK.
H. Performance Summary and Comparison With Other Products
Table II summarizes the main features of this design compared to existing products with similar accuracy or with a similar number of pins. A full list of specifications of the final product can be found in [31] . It can be seen that it achieves better accuracy, resolution, and resolution FoM, as well as higher speed. One of the main reasons for its excellent resolution FoM is that it outputs a quasi-analog signal whose time intervals are then digitized by a microcontroller. Thanks to this feature, the sensor's energy consumption, and, hence, any self-heating effects are extremely low.
VII. CONCLUSION
The details of a BJT-based temperature sensor designed and fabricated in a 0.7-μm CMOS technology were discussed. The use of a duty-cycle-modulated output signal enables easy interfacing with both digital and analog systems. Its high output data rate makes this sensor well suited to both temperature monitoring and controlling. A high accuracy is achieved by applying DEM and chopping, which significantly reduces the errors caused by the CMOS component mismatching. Simultaneously rotating all the component groups during the DEM process, instead of rotating them one after one, reduces the number of DEM periods significantly, making the measurement speed much faster. By applying DEM, the mismatch-induced errors from the various groups of components can be reduced to the second order. To achieve this result, the results of a complete DEM cycle must be averaged. Three different types of averaging were discussed. They provided different tradeoffs between computational speed/complexity and sensing accuracy. Applying substrate p-n-ps instead of n-p-ns reduced errors caused by package-induced stress. As a result, the presented sensor has a much better long-term stability than earlier designs. It also facilitates the use of low-cost packaging technologies, which compared to metal-can packaging, typically induce large amounts of mechanical stress.
Measurement results showed that this temperature sensor achieves a state-of-the-art resolution FoM, which is better than (3.2 pJK 2 ). This makes this sensor highly suited for low-energy applications. After wafer calibration at room temperature, the sensor's accuracy is better than 0.1°C (−20 to 60°C) and 0.3°C (−45 to 130°C), respectively. Package-induced errors were found to be less than 0.1°C at room temperature. Measurements over 367 days show a long-term drift less than 6 mK.
